



ICCD 2009

OCTOBER 4 — 7 2009, Resort at Squaw Creek, Lake Tahoe, California
XXVII IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN

Sponsorship (pending) by
IEEE Computer Society, IEEE Circuits and Systems Society and IEEE Electron Devices Society

CALL FOR PAPERS IMPORTANT DATES Submission: May 8 Notification: July 24 Camera-Ready: August 24

<http://www.iccd-conference.org>

The International Conference on Computer Design encompasses a wide range of topics in the research, design, and implementation of computer systems and their components. ICCD's multi-disciplinary emphasis provides an ideal environment for developers and researchers to discuss practical and theoretical work covering system and computer architecture, verification and test, design and technology, and tools and methodologies.

The theme for the 2009 ICCD conference is:

- Disruptive Computer Design -

Unprecedented economic, ecological, and social forces are impacting computer designers this year, and revolutionary, disruptive, new ideas are urgently required to respond to global, transformational changes. What will it take for you to design a low-power computing system that is ecologically-friendly, minimizes total cost of ownership, and opens new areas of application?

Submitted papers consistent with this theme are encouraged, but manuscripts describing original work on any topic from the scope of ICCD are welcome. Authors are asked to submit technical papers in accordance to the author's instructions in one of the following five conference tracks:

Computer Systems: Methods, Implementations, and Applications

Advanced computer architecture for general and application-specific enhancement; System design methods for uni- and parallel processors; Design methods for homogeneous and heterogeneous multi-core processor systems and system-on-chip designs; IP and platform-based designs; HW/SW-Codesign; Modeling and performance analysis; Support for security, languages and operating systems; Smart Cards; Real-time Systems; Application-specific and embedded software optimization; Optimizing and parallelizing compiler support for multithreaded and multi-core designs; Memory system and Network system optimization.

Processor Architecture. Microarchitecture design techniques for uni- and multi-core processors: instruction-level parallelism, pipelining, caching, branch prediction, multithreading, computer arithmetic; Techniques for low-power; secure, and reliable processor designs; Embedded, network, graphic, system-on-chip, application-specific and digital signal processor design; real-life design challenges: case studies, tradeoffs and post-mortems.

Logic and Circuit Design. Circuits and design techniques for digital, memory, analog and mixed-signal systems; Circuits and design techniques for high performance and low power; Circuits and design techniques for robustness under process variability and radiation; Design techniques for emerging process technologies (MEMs, spintronics, nano, quantum); Asynchronous circuits; Signal processing and arithmetic circuits, and circuits for graphic processor design.

Electronic Design Automation. High-level, logic and physical synthesis. Physical planning, design and early estimation for large circuits; Automatic analysis and optimization of timing, power and noise; Tools for multiple-clock domains, asynchronous and mixed timing methodologies; CAD support for FPGAs, ASSPs, structured ASICs, platform-based design and networks-on-chip; DfM and OPC methodologies; Tools, methodologies and design strategies for emerging technologies (MEMs, spintronics, nano, quantum).

Verification and Test. Functional, transaction-level, RTL, and gate-level modeling and verification of hardware designs; Simulation-based and formal techniques for functional design verification; Dynamic simulation, equivalence checking, formal verification, model and property checking, and theorem proving; high-level design validation; hardware emulation, modeling languages, assertion-based verification, coverage-analysis, constrained-random test generation; design error debug and diagnosis; Hardware/Software validation; Fault modeling; Fault simulation and ATPG; Fault tolerance; DFT and BIST; SoC verification.

ICCD 2009 ORGANIZING COMMITTEE

General Chairs

Peter-Michael Seidel, AMD and Kee Sup Kim, INTEL

Technical Program Chairs

Georgi Gaydadjiev, TU Delft and Sofiene Tahar, Concordia Univ.

Finance Chair

Stephan Wong, TU Delft

Publication Chairs

Suleyman Sair, INTEL and Elaheh Bozorgzadeh, UC Irvine

Special Sessions Chairs

Srikanth Venkataraman, INTEL and Jim Sproch, Synopsys

Publicity Chairs

Ben Juurlink, TU Delft and Nam Sung Kim, UW Madison

Local Arrangement Chair

Hussain Al-Asaad, UC Davis



ICCD 2009 TRACK CHAIRS

Computer Systems

Greg Byrd, North Carolina State University

Michael Gschwind, IBM Corporation

Processor Architecture

Jim Bondi, Texas Instruments

Eren Kursun, IBM Corporation

Logic and Circuit Design

Guy Even, Tel Aviv University

Lars Svensson, Chalmers University of Technology

Electronic Design Automation

Farzan Fallah, Envis Corporation

Jörg Henkel, University of Karlsruhe

Verification and Test

Sule Ozev, Arizona State University

Klaus Schneider, University of Kaiserslautern

