

A Fast Delay Analysis Algorithm for The Hybrid Structured Clock Network

Yi Zou¹, Yici Cai¹, Qiang Zhou¹, Xianlong Hong¹, Sheldon X.-D. Tan²

¹*Department of Computer Science and Technology, Tsinghua University, Beijing, 100084, P.R.China*

²*Department of Electrical Engineering, University of California at Riverside, Riverside CA, USA*
stan@ee.ucr.edu

Abstract

This paper presents a novel approach to reducing the complexity of the transient linear circuit analysis for a hybrid structured clock network. Topology reduction is first used to reduce the complexity of the circuits and a preconditioned Krylov-subspace iterative method is then used to perform the nodal analysis on the reduced circuits. By proper choice of the simulation time step based on Elmore delay model, the delay of the clock signal between the clock source and the sink node and the skews between the sink nodes can be obtained efficiently and accurately. Our experimental results show that the proposed algorithm is two orders of magnitude faster than HSPICE without loss of accuracy and stability and the maximum error is within 0.4% of the exact delay time.

1. Introduction

Clock network distributes the clock signal from the clock source to the local sink nodes on a chip. The design of the clock network determines the clock frequency and the behavior of the synchronized circuits on a chip. In deep sub-micron VLSI technology, clock distribution has become an increasingly challenging problem for VLSI designs, and careful design of clock networks is essential in high-performance VLSI circuits.

As the process variation becomes an important factor in the design of clock distribution networks in deep sub-micron technology, the portion of the clock skew introduced by the process variations on the wire width and the clock buffer size can no longer be ignored. Hybrid structures that consists of both tree and mesh structures are more tolerant of process variations. Another major advantage of hybrid structured topologies is that even very non-uniform load distributions have very small impacts on the local skew so that changes in clock loads or locations cause little change on clock timing. As a result, retuning of the grid wires is rarely necessary [9]. Grid based hybrid structured clock networks are becoming more widely used in the topology design of clock networks. However, compared with tree structured clock networks, a hybrid structured clock network that consists of both tree and mesh is more difficult for timing analysis and optimization. The root of the complexity stems from the more complicated topology as more

interconnects are present at cross nodes and a large number of loops exist, which makes traditional analysis method inefficient.

As the clock frequency climbs to GHz range, the inductance effect can no longer be ignored especially when the chip has faster on-chip rise times and long transmission wire length. High order RLCM circuits are typically used by analysis tools to obtain better accuracy. With VLSI integration toward system on a chip and shrinking feature size, the complexities of clock networks due to extracted parasitics become too large to be analyzed efficiently by current transistor-level SPICE-like simulation tools. A fast yet accurate analysis method using high order model for the hybrid structured topology is urgently needed for the design, analysis and optimization of high-performance clock networks.

Grid based or hybrid structured clock network design [1] [11] use the Elmore delay model for meshes to calculate delay and skew. Elmore delay model is widely used for fast delay approximation. One shortcoming of this model is that it does not include the inductive effects and is a first order moment approximation. Higher order propagation delays can be obtained through moment matching methods such as AWE [3], PRIMA [4], Multi-node Moment Matching [5]. But they are efficient only when used to handle the tree and tree-like topologies. The path tracing algorithm, which is linear and is the core of the Rapid Interconnect Evaluator [6], is responsible for efficiency of methods in [3] [4] [5]. Those methods, however, become less efficient as circuit matrices with coupling loops require more (at least super-linear) CPU time to solve. Therefore, a fast yet accurate algorithm for the timing analysis of the hybrid structured clock networks is still urgently needed for topology design and post-design verification.

In this paper, we propose an efficient method to analyze the mesh-tree (hybrid) structured clock networks. Clock networks modeled as RLC circuits are used in our method for high accuracy. Since the problem size is very large for real designs, we use a divide-and-conquer scheme to perform the complexity reduction. The resulting algorithm can give faster yet more accurate results for hybrid structured clock network over existing methods.

There are many underlying tree structured wires driven by the overlying mesh, each tree branch structure can be reduced into a transient circuit source with an equivalent conductor. Also, the nodes on the mesh structure just

connecting to resistors and inductors can also be simplified. The use of lumped transmission RLC models increases the problem complexity. But the RLC chains originate from the lumped transmission model can also be simplified via topology reduction.

After the order reduction based on topology is finished, the system equations formulated by Nodal Analysis (NA) are solved by a preconditioned Krylov-subspace iterative method [7], which shows an almost linear performance in practice. With the simulation results, the delay time between the source and sink nodes can be obtained by interpolation. Since the delay times of the sink nodes span a small period in the transient waveforms, we can further decrease the steps to get better simulation results based on Elmore delay estimation for simulation intervals. Experiments show that our method is two orders of magnitude faster than Hspice without introducing any significant error.

We organize this paper as follows: Section 2 provides our simulation model and the formulation of Nodal Analysis in the time domain. Section 3 presents the detailed analysis of the structure reduction via equivalent circuit model. Section 4 describes the delay analysis through hierarchical simulation step tuning. The overall algorithm is also given in this section. At the end of this paper, experimental results and conclusion are proposed.

2. Description of the Simulation Model

2.1 Hybrid Structured Clock Network

Our topology is a tree-mesh-tree hybrid structure that is very suitable in SOC technology [8].

In our simplified topology for timing analysis, a clock source, which is treated as a voltage source in transient simulation, drives a global H or X tree that in turn directly drives the mesh structure. And the local trees try to get the clock signal from the mesh structure and transmit the signal to the sink nodes. Figure 1 shows the hybrid clock structure that we use in our analysis and simulation [8].




Figure 1 Tree-Mesh-Tree Hybrid Clock Network

2.2 RLC Simulation Model

We use the RLC model to describe the electromagnetic behavior of clock networks. The distributed transmission wire between any two nodes are modeled as a chain of connected resistors and inductors with capacitors between the wire and ground as shown in Figure 2 where the mesh structure consists of both R and L, C parameters of metal wires.




Fig. 2 Mesh Structure in Hybrid Structured Clock Network

Also, the wires in the tree structures are also modeled as RLC circuits just like the wires in the mesh structures which is shown in Figure 3 below:




Fig3 Tree structure in Clock Network

In order to efficiently simulate the timing characteristic of each wire, we further divide each wire into several RLC sections to get a lumped transmission line model. Figure 4 shows the lumped transmission line model [10]. We incorporate the lumped transmission line modeling in our test case generations.




Fig 4 Transmission Line interconnect model

In our model, the bottom local tree structures can exist at any inner nodes of the mesh networks and the transmission line inner nodes. The positions of tree roots, the depths of trees and the branch numbers are randomly generated.

Similar to models proposed before, we only consider the load capacitance in the sink node since the load resistance of the clock pin of MOSFETs is very large. The whole model for the clock networks is adequate and accurate.

2.3 Nodal Analysis for General RLC circuits

Modified Nodal Analysis provides a good solution for

general circuits. However, it may lead to circuit matrices that are non-symmetric positive definite, which may cause the iterative method to converge slowly. As a result, we use the nodal analysis to avoid the problem. The voltage source at the clock sources can also be modeled as current sources to avoid the introduction of extra current variables.

We first transform the differential equations into algebraic equations by using trapezoidal difference method: Suppose h be the analysis time step. For capacitors, this finite difference equation will have

$$I_{c,k+1} = \frac{2C}{h}V_{c,k+1} - (\frac{2C}{h}V_{c,k} + I_{c,k}), \quad (1)$$

where $V_{c,k}, I_{c,k}, V_{c,k+1}, I_{c,k+1}$ denote the branch voltage and branch current of the capacitor on step k and step $k+1$ respectively and C is the value of the capacitor. Similarly the current through an inductor L at step $k+1$ is:

$$I_{L,k+1} = \frac{h}{2L}V_{L,k+1} + (\frac{h}{2L}V_{L,k} + I_{L,k}), \quad (2)$$



Fig. 5 Linear Model of L and C Component

The companion models of L and C component is shown in Figure 5 where G_c, G_L stand for $\frac{2C}{h}, \frac{h}{2L}$ respectively; $IS_c,$

IS_L stand for $G_c \cdot V_{c,i} + I_{c,i}$ and $G_L \cdot V_{L,i} + I_{L,i}$ in (1) and (2) respectively.

After replacing all the capacitances and inductances in the network with their companion models, we obtain a pure resistor equivalent network. Once the topology of the clock network and parameters of its components are given, resistors in the equivalent network remain the same at any analysis time point under the fixed time step, only the equivalent current sources in the network change from time to time.

The equivalent resistor network can be described by the Nodal Analysis equation below:

$$G_{n \times n} \cdot V_n^t = IS_n^t \quad (3) \quad g_{ii} = - \sum_{j=1, j \neq i}^n g_{ij} \quad (4)$$

Here $G_{n \times n}$ is a $n \times n$ symmetrical matrix with element g_{ij} ($i \neq j$) stands for the conductance between node i and j , V_n^t is the vector of node voltage at time point t , IS_n^t is the current vector at time point t with each element standing for the equivalent current that flows from a node to the ground.

3. Structure Complexity Reduction

The biggest difficulty in performing nodal analysis of a RLC modeled clock network is its huge circuit matrix size. Reduced order transfer function methods can significantly reduce the order of the problem but itself is also a time intensive algorithm. We want to demonstrate that through structure or topology complexity reduction, we can also

reduce circuit complexity while such reduction is simple and easy for implementation.

3.1 Reductions of Series or Parallel Connected Elements

Circuits that have parallel or series connected elements named type 1 and 2 in Figure 6 can be simplified to equivalent one via simple algebraic operations (5) (6), and type 1 and type 2 circuits can also change back and forth by (7).

$$G_E = G1 + G2, I_E = I1 + I2 \quad (5)$$

$$G_E = \frac{G1 \cdot G2}{G1 + G2}, V_E = V1 + V2 \quad (6)$$

$$V_E = \frac{I_E}{G} \quad (7)$$

3.2 Simplification of Tree Structures

In order to simplify the tree structures at the bottom of the whole topology, equivalent conductance and current source of the tree must be computed first. Because branches would have the same parent node (the number of children it has is called its degree), we must start at the bottom of the tree. We reduce leaf branches first (node with degree 0). Once a branch has been reduced, we subtract its parent node's degree by 1, and add address information of its




Fig. 6 Three Types of Equivalent Circuits

parent node into a root chain while coefficients information of this branch is added into a branch chain. Then we search the new root chain made to find whether new leaf nodes exist. If they do, we repeat this process until no new leaf nodes can be found. When the tree is reduced completely, we obtain the equivalent conductance of the tree. Figure 7 shows how to simplify a branch. In Eq. (8) G^* is used in succeeding simplification process as $G_1, G_2 \dots G_k$'s appearance in Figure 7.

$$G_{bottom} = \sum_{i=1}^k G_i + G_c, G_{middle} = \frac{G_L \cdot G_{bottom}}{G_L + G_{bottom}}, G^* = \frac{G_{top} \cdot G_{middle}}{G_{top} + G_{middle}} \quad (8)$$

If we store coefficients in (9) during the reduction process, the total current of a tree can be expressed by a

linear combination of currents on capacitances and inductances:

$$a=G_L \cdot d, b=1-a, c=G_{top} \cdot e, d=\frac{1}{G_L+G_{xnom}}, e=\frac{1}{G_{top}+G_{middle}} \quad (9)$$

Now we have branch chains we have made during the reduction process that have recorded all the information of branches from the bottom of the tree to the root. We use them to compute the linear combination like this: first, the equivalent current of each branch is computed, then we add them to their parent nodes. When we reach the end of the branch chain, the total current of the tree is obtained. Equations below can be proved using equivalent circuits in Figure 7,





Fig. 7 Simplify a Branch



$$I_{bottom}^t = \sum_{j=1}^p I_j^t - IS_c^t + I_{node}^t \quad (10)$$

$$I_{middle}^t = a \cdot I_{bottom}^t + b \cdot IS_L^t \quad (11)$$

$$I_{top}^t = c \cdot I_{middle}^t \quad (12)$$

Here I_{bottom}^t , I_{middle}^t , I_{top}^t stand for the equivalent current of the bottom, middle, and top nodes in a branch, I_{node}^t is the current absorbed by cell block at time point t , a , b , c are defined in (7), IS_L^t , IS_c^t are the currents of inductance and capacitance. Details of these formulas are shown in Figure 7. Here we store I_{bottom}^t , I_{middle}^t of each branch in order to recover the voltage of the tree node. I_{top}^t will be added into current of the top node later.

After reducing all the tree nodes in the network, the size of linear equation set is reduced. By solving the new equation set, the root node's voltage is known. Then we can compute voltages of internal nodes in the tree from the root down to the tree bottom along the branch chain inversely. Suppose we get the voltage value of the top node in a branch, then the voltage of the middle and the bottom node can be computed using (13) and (14)

$$V_{middle}^t = c \cdot V_{top}^t - e I_{middle}^t \quad (13)$$

$$V_{bottom}^t = a \cdot V_{middle}^t + d \cdot (I_L^t - I_{bottom}^t) \quad (14)$$

3.3 Reduction of R-L Nodes

The node just connecting to a conductor and an inductor is called RL node. All the RL nodes also can be reduced to further reduce the size of equation set. Current of these branches can be treated as a source flowing from G node to

L node directly as shown in Figure 8. Because the number of the RL nodes can be up to the half of the total number of mesh nodes, even if the overall topology contains no tree structures, the dimension of equations can be reduced by half by the structure reduction.




Fig. 8 Simplify a RL Node

When backing solve the voltage of the RL node, we can use formula (15):

$$V_{RLnode}^t = m \cdot V_{Gnode}^t + n \cdot V_{Lnode}^t - o \cdot IS_L^t \quad (15)$$

where m , n , o in (15) are computed and stored using (16) during the reduction process.

$$m = o \cdot G, n = 1 - m, o = \frac{1}{G + G_L} \quad (16)$$

3.4 Reduction of Transmission RLC Chains

The presence of lumped RLC chains in our topology for clock network is coming from the transmission line model as has been used in [10]. Each wire of trees or meshes is divided into several RLC sections modeled as a RLC chain circuit.

In this subsection, we show how a RLC chain circuit can be further reduced by an equivalent circuit consisting of only the cross nodes. This is done by repeatedly transforming a Y model circuit to a π model circuit as shown in Fig. 9:




Fig.9. Y model circuit to π model circuit

In Fig. 9, E_a and E_b are the currents inflowing into node a and node b respectively, and the corresponding arrowheads show the current directions. To compute the equivalent currents and resistances shown in the right-hand side of Fig. 9, we first look at node a and we have:

$$\begin{aligned} V_b - V_a &= R_a(E_a - I_a) + R_b(E_a + I_c + \frac{V_a + R_a(E_a - I_a)}{R_c} + I_b) \\ &= (R_a + R_b + \frac{R_a R_b}{R_c}) E_a + R_b I_c + R_b I_b + \frac{R_b}{R_c} V_a - R_a I_a - \frac{R_a R_b}{R_c} I_a. \end{aligned}$$

We define the following equivalent resistors:

$$R_{ab} = \frac{R_a R_b + R_a R_c + R_b R_c}{R_c}, \quad (17)$$

$$R_{ac} = \frac{R_a R_b + R_a R_c + R_b R_c}{R_b}, \quad (18)$$

$$R_{bc} = \frac{R_a R_b + R_a R_c + R_b R_c}{R_a}. \quad (19)$$

As a result, we have

$$E_a = \frac{V_b - V_a}{R_{ab}} - \frac{V_a}{R_{ac}} + \left(\frac{R_a I_a}{R_{ab}} - \frac{R_b I_b}{R_{ab}} \right) - \left(\frac{R_c I_c}{R_{ac}} - \frac{R_a I_a}{R_{ac}} \right)$$

Similar result can be obtained for node b :

$$E_b = \frac{V_a - V_b}{R_{ab}} - \frac{V_b}{R_{bc}} - \left(\frac{R_a I_a}{R_{ab}} - \frac{R_b I_b}{R_{ab}} \right) - \left(\frac{R_c I_c}{R_{bc}} - \frac{R_b I_b}{R_{bc}} \right)$$

We further define the following equivalent currents:

$$I_{ab} = \frac{R_a I_a}{R_{ab}} - \frac{R_b I_b}{R_{ab}}, \quad (20)$$

$$I_{ac} = \frac{R_c I_c}{R_{ac}} - \frac{R_a I_a}{R_{ac}}, \quad (21)$$

$$I_{bc} = \frac{R_c I_c}{R_{bc}} - \frac{R_b I_b}{R_{bc}}. \quad (22)$$

Finally we can represent E_a and E_b in terms of those equivalent currents and resistances as follows:

$$E_a = \frac{V_b - V_a}{R_{ab}} - \frac{V_a}{R_{ac}} + I_{ab} - I_{ac}, \quad (23)$$

$$E_b = \frac{V_a - V_b}{R_{ab}} - \frac{V_b}{R_{bc}} - I_{ab} - I_{bc}. \quad (24)$$

Equations (23) and (24) essentially give us the π model representation of the same circuit as shown in the right-hand side of Fig. 9.

3.5 Topology Reduction and Reconstruction

First, we suppress all the tree structures as in Section 3.2; then we reduce all the RL nodes as in Section 3.3; then we repeatedly apply the \mathbf{Y} model to π model transformation as in Section 3.4 starting from the node at one end of the chain until we reach the node at another end of the chain. After the topology reduction of the hybrid network, we proceed to further solve the linear equations (3) of the reduced system by preconditioned conjugate gradients methods. [7]

Topology reconstruction does the inverse steps. After the voltages at the nodes of the reduced system are computed, E_a and E_b can then be computed via (23) (24), the voltages at the intermediate nodes of the chain can be obtained iteratively by the voltage at one end of the reconstructed chain plus the voltage drop on the equivalent resistor. Then the voltages at the RL nodes and node inside tree structures can be simply computed via equation (15) and (13) (14).

4. Simulation Time-Step Tuning

After we finished the structure reduction, a hierarchical simulation time-step tuning scheme is used to get the delay time between sink nodes. By cubic spine interpolation, the ramp response or the step response is plotted. Delay time

can be obtained by a one-dimensional root finding method such as Brent method or Stephenson method via the evaluation of the spine after the interpolation.

In order to better tune the simulation step, the maximum delay of the measured nodes, which can be taken as the end time for simulation, must be approximately estimated. This can be archived by using Elmore delay model as Elmore model gives the upper bound on the worst-case propagation delay for interconnects [11]. As a result, we split the maximum Elmore delay into several hundreds or thousands simulation steps depending on the accuracy needed.

The overall algorithm can be described as follows:

Solver ()

{

capture the maximum Elmore delay
determine the simulation step from maximum delay
build node chain from the net-list file ;
build capacitance and inductance chain ;
build branch and RL node chain ;
simplify tree structure ;
simplify RL nodes ;
simplify transmission RLC chains
build $G_{n \times n}$ matrix ;
while timepoint < simulatetime
 {
refresh current on local trees;
refresh current on RL branch ;
refresh current on Transmission RLC chains
refresh IS_n^s vector ;
solve (3) using PCG ;
reconstruct volage of Transmission RLC chains
reconstruct voltage of RL nodes ;
reconstruct voltage of tree nodes ;
if all the voltages of sink nodes overpass the
threshold
print the delay time via interpolation
refresh current of inductances ;
refresh current of capacitances ;
timepoint += timestep;
 }
 }

5. Simulation Result

Our algorithm is implemented in C language. The number of nodes in our test cases ranges from 1 thousand to 0.2 million. Statistics information is shown in Table 1. All the experimental results are obtained on Sun Ultra Sparc workstation with 4 250 MHz CPUs, 8 GB memory. Simulation steps are controlled for the desired accuracy. We analyze the circuit till the delay times of all the sink nodes are obtained.

From the results, we can clearly see that, three types of topology reduction all contribute to the speedup. When no local trees are present, the speedup is not as large as cases with many local trees. However, the reduction of RL-nodes

and RLC chain still lead to a decent speedup.

Note that in order to make a fair comparison, the CPU times listed in Table 1 include the build-up time such as the topology reduction and matrix building.

The maximum relative error of the 50% delay measured

is within 0.4% of the given by HSPICE. Note the accuracy can be further improved by decreasing the simulation steps. It is clear that the proposed method is fast while also accurate for hybrid structured clock networks.

Table 1 Experiment results of the speed and accuracy

Total Nodes	Mesh Size	Number of Tree Branches	HSPICE time (sec.)	Solver time (sec.)	Speedup over HSPICE	Step time	Max relative error
1451	10*10	54	23.49	0.36	65.25	0.1ns	0.37%
2531	16*19	192	50.10	0.16	313.125	0.1ns	0.22%
6561	20*20	400	208.85	1.89	110.50	0.1ns	0.27%
7739	14*13	96	259.74	3.73	69.63	0.1ns	0.37%
19901	100*100	0	2039	49.75	40.98	1ns	0.29%
29021	20*20	306	2159	35.91	60.12	1ns	0.35%
189091	30*30	720	NA	177.10	NA	5ns	NA

6. Conclusion and Future work

This paper has proposed an efficient technique for analysis of hybrid structured clock networks modeled as general RLC networks with tree and meshes in time-domain. At each time step, after integration approximation by Norton-form companion models, we first perform the topology/structure reduction for many RLC trees, RL nodes and transmission RLC chain circuits to reduce complexities of the original network. Then precondition conjugate gradient (PCG) based iterative method is used to solve the reduced resistor-only networks using nodal analysis formulation. Experimental results have demonstrated that the node reduction technique contributes at least one order of magnitude speedup over methods without node reduction. The resulting new algorithm is two orders of magnitude faster than HSPICE at almost no accuracy loss.

The topology reduction is first step toward efficient extraction of the timing characteristic of clock networks. We are working on topology reduction via hierarchically partitioning the mesh network to further increase the speedup and accuracy of the whole algorithm.

7. Acknowledgments

This work is supported by NSFC No 60176016 and 90307017.

8. References

[1] H. Su, S.S. Sapatnekar, "Hybrid structured clock network construction", ICCAD 2001, pp. 333-336
 [2] P.J. Restle, et al, "A clock distribution network for

microprocessors", IEEE Journal of Solid-State Circuits, Vol.36, No. 5, May 2001 pp. 792-99
 [3] L.T. Pillage and R.A. Rohrer, "Asymptotic waveform evaluation for timing analysis ,IEEE Trans. on Computer-Aided Design", vol.9 , No.4 , April 1990, pp352-366
 [4] A. Odabasioglu, M. Celik and L.T. Pilleggi, "PRIMA: Passive reduced-order interconnect macromodeling algorithm" , IEEE Trans. on Computer-Aided Design, vol.17, Aug.1998, pp.645-654.
 [5] Y. I. Ismail,; "Improved model-order reduction by using spatial information in moments", IEEE Transactions on VLSI Systems, vol.11, Oct. 2003 pp900 – 908
 [6] C.L. Ratzlaff and L.T. Pillage, "RICE: Rapid interconnect circuit evaluation using AWE", IEEE Trans. on Computer-Aided Design, vol.13, no.6, Jun.1994, pp.763-776
 [7] T. Chen and C.C. Chen, "Efficient large-scale power grid analysis based on preconditioned Krylov-subspace iterative method", Proc. IEEE/ACM Design Automation Conf., pp. 559-562, June, 2001
 [8] C-C. P. Chen, and E. Cheng, "Future SOC design challenges and solutions"; Proc. International Symposium on Quality Electronic Design, March 2002, pp.534 – 537
 [9] P.J. Restle, and A. Deutsch, "Design the best Clock network"; Proc IEEE VLSI Circuit Symposium 1998 pp2~5
 [10] D. Kucar, and A. Vannelli, "Interconnection modeling using distributed RLC models", Proc IEEE international workshop on System-on-Chip for Real-Time Applications ,July 2003,pp32~35
 [11] M.P. Desai, R. Cvijetic, J. Jensen, Sizing of clock distribution networks for high performance CPU chips, Proceedings of Design Automation Conference, June 03-07, 1996 pp.389-394.