Table of Contents

Welcome Letter ................................................................................................................................ viii
Organizing Committee ...................................................................................................................... x
Program Committee ....................................................................................................................... xi
Additional Reviewers ..................................................................................................................... xiv

Keynote Addresses

Embedded Processors: Sharing Our Wish-Lists ............................................................................. xvii
Paul Dent

Microprocessor Performance, Phase 2: Harnessing the Transformation Hierarchy ......................... xviii
Yale N. Patt

RF CMOS: A look backward and forward ..................................................................................... xix
Thomas H. Lee

~~~ Session 1 ~~~

Session 1.1 -- Signal Processing Circuits

Twiddle Factor Transformation for Pipelined FFT Processing.......................................................... 1
In-Cheol Park, WonHee Son, and Ji-Hoon Kim

Contention-Free Switch-Based Implementation of 1024-point Radix-2 Fourier Transform Engine .... 7
Hani Saleh, Bassam Jamil Mohd, Adnan Aziz, and Earl Swartzlander, Jr.

Speed-area optimized FPGA implementation for Full Search Block Matching ............................. 13
Santosh Ghosh and Avishek Saha

Session 1.2 -- Advances in Verification

Bounded Model Checking of Embedded Software in Wireless Cognitive Radio Systems ............... 19
Nannan He and Michael Hsiao

Application of Symbolic Computer Algebra to Arithmetic Circuit Verification ............................. 25
Yuki Watanabe, Naofumi Homma, Takafumi Aoki, and Tatsuo Higuchi

Continual Hashing for Efficient Fine-grain State Inconsistency Detection .................................... 33
Jae W. Lee, Myron King, and Krste Asanovic

Automatic SystemC TLM Generation for Custom Communication Platforms ........................... 41
Lochi Yu and Samar Abdi

Session 1.3 -- Novel Memory and Communication Subsystems

Improving Cache Efficiency via Resizing + Remapping ................................................................. 47
Subramanian Ramaswamy and Sudhakar Yalamanchili

Exploring DRAM Cache Architectures for CMP Server Platforms .......................................... 55
Li Zhao, Ravi Iyer, Ramesh Illikkal, and Don Newell
A 4.6Tbits/s 3.6GHz Single-Cycle NoC Router with a Novel Switch Allocator in 65nm CMOS ..........63
Amit Kumar, Partha Kundu, Arvind Singh, Li-Shiuan Peh, and Niraj Jha

~~~ Session 2 ~~~

Session 2.1 -- Variation Aware Design Methodologies
Analytical Thermal Placement for VLSI Lifetime Improvement and Minimum Performance Variation ......71
Andrew Kahng, Sung-Mo Kang, Wei Li, and Bao Liu
Voltage Drop Reduction For On-chip Power Delivery Considering Leakage Current Variations ..........78
Jeffrey Fan, Ning Mi, and Sheldon Tan
On Modeling Impact of Sub-Wavelength Lithography on Transistors ..................................................84
Aswin Sreedhar and Sandip Kundu
Why We Need Statistical Static Timing Analysis .....................................................................................91
Cristiano Forzan and Davide Pandini
Statistical Timing Analysis using Kernel Smoothing ................................................................................97
Jennifer Wong, Azahdeh Davoodi, Vishal Khandelwal, Ankur Srivastava, and Miodrag Potkonjak

Session 2.2 -- Tutorial: Software-Defined Radio (SDR) Technology
Tutorial: Software-Defined Radio Technology .........................................................................................103
Mark Cummings and Todor Cooklev

~~~ Session 3 ~~~

Session 3.1 -- Microarchitecture, Multiprocessors and Systems-on-chip
A Position-Insensitive Finished Store Buffer ...............................................................................................105
Erika Gunadi and Mikko Lipasti
A Low Overhead Hardware Technique for Software Integrity and Confidentiality ................................113
Austin Rogers, Milena Milenkovic, and Aleksander Milenkovic
Cluster-Level Simultaneous Multithreading for VLIW Processors .............................................................121
Manoj Gupta, Fermín Sánchez, and Josep Llosa
Evaluating Voltage Islands in CMPs under Process Variations .................................................................129
Abhishek Das, Serkan Ozdemir, Gokhan Memik, and Alok Choudhary

Session 3.2 -- FPGA Architecture and Design
Non-arithmetic Carry Chains for Reconfigurable Fabrics ........................................................................137
Michael Frederick and Arun Somani
FPGA Global Routing Architecture Optimization Using a Multicommodity Flow Approach ................144
Yuanfang Hu, Yi Zhu, and Chung-Kuan Cheng
FPGA Routing Architecture Analysis Under Variations .............................................................................152
Suresh Srinivasan, Prasanth Mangalagiri, Yuan Xie, and Vijaykrishnan Narayanan
Energy-Aware Co-processor Selection for Embedded Processors on FPGAs ..........................................158
AmirHossein Gholamipour, Elaheh Bozorgzadeh, and Sudarshan Banerjee
Session 3.3 -- Application-Optimized Architectures

Benchmarks and Performance Analysis for Decimal Floating-Point Applications ........................................... 164
Liang-Kai Wang, Charles Tsen, Michael Schulte, and Divya Jhalani

Multi-Core Data Streaming Architecture for Ray Tracing ................................................................. 171
Yoshiyuki Kaeriyama, Daichi Zaitsu, Kenichi Suzuki, Hiroaki Kobayashi, and Nobuyuki Ohba

Hardware Libraries: An Architecture for Economic Acceleration in Soft Multi-Core Environments .... 179
David Meisner and Sherief Reda

Compiler-assisted Architectural Support for Program Code Integrity Monitoring in Application-specific Instruction Set Processors ................................................................. 187
Hai Lin, Xuan Guan, Yunsi Fei, and Zhijie Jerry Shi

~~~ Session 4 ~~~

Session 4.1 -- Special Session: Three-Dimensional Integrated Circuits

Organizer: Rhett Davis, North Carolina State University

Implementing a 2-Gbs 1024-bit ½-rate Low-Density Parity-Check Code Decoder in Three-Dimensional Integrated Circuits ................................................................. 194
Lili Zhou, Cherry Wakayama, Robin Panda, Nattorn Jangkrajarn, Bo Hu, and C.-J. Richard Shi

Amdahl’s Figure of Merit, SiGe HBT BiCMOS, and 3D Chip Stacking .............................................. 202
Phil Jacobs, Aamir Zia, Okan Erdogan, Paul Belemjian, Peng Jin, Jin Woo Kim, Mike Chu, Russ Kraft, and John F. McDonald

Scan Chain Design for Three-dimensional Integrated Circuits (3D ICs) .............................................. 208
Xiaoxia Wu, Paul Falkenstern, and Yuan Xie

Session 4.2 – Invited Session: Industry Challenges in Wireless Communication

Organizers: Sanjay Vishin, SiRF Technology, Inc. and Sule Ozev, Duke University

Challenges and Prospects of SDR for Mobile Phones ................................................................. 215
Ulrich Ramacher, Infineon

The Challenge in Testing MIMO in a Wi-Fi or WiMAX Context .............................................. 215
Karsten Vandrup, LitePoint Corp.

~~~ Session 5 ~~~

Session 5.1 -- Cache memory architecture (I)

Exploring the Interplay of Yield, Area, and Performance in Processor Caches ....................................... 216
Hyunjin Lee, Sangyeun Cho, and Bruce R. Childers

Improving the Reliability of On-chip L2 Cache Using Redundancy .............................................. 224
Koustav Bhattacharya, Soontae Kim, and Nagarajan Ranganathan
Reducing Leakage Power in L2 Caches.......................................................... 230  
  Houman Homayoun and Alex Veidenbaum

Two-level Data Prefetching ........................................................................ 238  
  Fei Gao, Hanyu Cui, and Suleyman Sair

Cache Replacement Based on Reuse-Distance Prediction.......................... 245  
  Georgios Keramidas, Pavlos Petoumenos, and Stefanos Kaxiras

Session 5.2 -- Novel Techniques in Physical Design

Constraint Satisfaction in Incremental Placement with Application to Performance Optimization under Power Constraints........................ 251  
  Huan Ren and Shantanu Dutt

Fine Grain 3D Integration for Microarchitecture Design Through Cube Packing Exploration ........................................... 259  
  Yongxiang Liu, Yuchun Ma, Eren Kursun, Glenn Reinman, and Jason Cong

Whitespace Redistribution For Thermal Via Insertion In 3D Stacked ICs ................................................................. 267  
  Eric Wong and Sung Kyu Lim

Placement and Routing of RF Embedded Passive Designs In LCP Substrate .............................................................. 273  
  Mohit Pathak, Souvik Mukherjee, Madhavan Swaminathan, Ege Engin, and Sung Kyu Lim

Session 5.3 -- Arithmetic Circuits

A Radix-10 SRT Divider Based on Alternative BCD Codings ...................... 280  
  Alvaro Vazquez, Elisardo Antelo, and Paolo Montuschi

Hardware Design of a Binary Integer Decimal-based Floating-point Adder .......................................................... 288  
  Charles Tsen, Sonia Gonzalez-Navarro, and Michael Schulte

A Parallel IEEE P754 Decimal Floating-Point Multiplier ........................................ 296  
  Brian Hickman, Andrew Krioukov, Michael Schulte, and Mark Erle

Floating-Point Division Algorithms for an x86 Microprocessor with a Rectangular Multiplier ........................................ 304  
  Michael Schulte, Dimitri Tan, and Carl Lemonds

Optimized Design of a Double-Precision Floating-Point Multiply-Add-Fused Unit for Data Dependence... 311  
  Gongqiong Li and Zhaolin Li

Session 6.1 -- Reliability and fault tolerance

Low-Cost Run-time Diagnosis of Hard Delay Faults in the Functional Units of a Microprocessor.............. 317  
  Sule Ozev, Daniel J. Sorin, and Mahmut Yilmaz

Improving the Reliability of On-Chip Data Caches Under Process Variations .................................................. 325  
  Wei Wu, Jun Yang, Sheldon Tan, and Shih-Lien Lu

Prioritizing Verification via Value-based Correctness Criticality................................. 333  
  Joonhyuk Yoo and Manoj Franklin
Memory Based Computation Using Embedded Cache for Processor Yield and Reliability Improvement.... 341
Somnath Paul and Swarup Bhunia

Session 6.2 -- Novel Test Techniques

Accurate Modeling and Fault Simulation of Byzantine Resistive Bridges................................. 347
Hugo Cheung and Sandeep Gupta

Negative-Skewed Shadow Registers for At-Speed Delay Variation Characterization....................... 354
Jie Li and John Lach

An Efficient Routing Method for Pseudo-Exhaustive Built-in Self-Testing of High-Speed Interconnects... 360
Jianxun Liu and Wen-Ben Jone

Detecting Errors in a Polynomial Basis Multiplier Using Multiple Parity Bits for Both Inputs............. 368
Siavash Bayat-Sarmadi and M. Anwar Hasan

Modeling Soft Error Effects Considering Process Variations................................................. 376
Chong Zhao and Sujit Dey

Session 6.3 -- Low Power Design

An Automated Runtime Power-Gating Scheme ............................................................................ 382
Mototsugu Hamada, Takeshi Kitahara, Naoyuki Kawabe, Hironori Sato, Tsuyoshi Nishikawa, Takayoshi
Shimazawa, Takahiro Yamashita, Hiroyuki Hara, and Yukihito Oowaki

A Power Gating Scheme for Ground Bounce Reduction during Mode Transition.............................. 388
Ku He, Rong Luo, and Yu Wang

Dynamically Compressible Context Architecture for Low Power Coarse-Grained Reconfigurable Array... 395
Yoonjin Kim and Rabi N. Mahapatra

Post-Layout Comparison of High Performance 64b Static Adders in Energy-Delay Space.................. 401
Sheng Sun and Carl Sechen

~~~ Session 7 ~~~

Session 7.1 -- Power and thermal considerations in processor design

CAP: Criticality Analysis for Power-Efficient Speculative Multithreading .................................... 409
James Tuck, Wei Liu, and Josep Torrellas

Power-Aware Mapping for Reconfigurable NoC Architectures...................................................... 417
Mehdi Modarresi and Hamid Sarbazi-Azad

LEMap: Controlling Leakage in Large Chip-multiprocessor Caches via Profile-guided Virtual Address
Translation.......................................................... 423
Jugash Chandarlapati and Mainak Chaudhuri

Power efficient register file update approach for embedded processors........................................ 431
Raid Ayoub and Alex Orailoglu
Session 7.2 -- Circuit Design and Simulation

A Technique for Selecting CMOS Transistor Orders ................................................................. 438
Ting-Wei Chiang, C Y Roger Chen, and Wei-Yu Chen

Algorithms to Simplify Multi-Clock/Edge Timing Constraints .................................................. 444
Veerapaneni Nagbhushan and C. Y. Roger Chen

An Efficient Gate Delay Model for VLSI Design ........................................................................... 450
Ting-Wei Chiang, C. Y. Roger Chen, and Wei-Yu Chen

Fast Power Network Analysis with Multiple Clock Domains ....................................................... 456

Session 7.3 -- Simulation and Scheduling

Statistical Simulation of Chip Multiprocessors Running Multi-Program Workloads ...................... 464
Davy Genbrugge and Lieven Eeckhout

Combining Cluster Sampling with Single Pass Methods for Efficient Sampling Regimen Design ...... 472
Paul Bryan and Thomas Conte

A Novel O(1) Parallel Deadlock Detection Algorithm and Architecture for Multi-unit Resource Systems 480
Xiang Xiao and Jaehwan John Lee

~~~ Session 8 ~~~

Session 8.1 -- Cache memory architecture

Limits on Voltage Scaling for Caches Utilizing Fault Tolerant Techniques ................................... 488
Mohammad Makhzan, Amin Khajeh, Ahmad Eltawil, and Fadi Kurdahi

VOSCH: Voltage Scaled Cache Hierarchies ..................................................................................... 496
Weng-Fai Wong, Cheng-Kok Koh, Yiran Chen, and Hai Li

Exploiting eDRAM bandwidth with data prefetching: simulation and measurements .................. 504
Valentina Salapura, Jose R Brunheroto, Fernando Redigolo, and Alan Gara

Session 8.2 -- RF and Analog Test

Digital Calibration of RF Transceivers for I-Q Imbalances and Nonlinearity .................................. 512
Erkan Acar and Sule Ozev

Fault-Based Alternate Test of RF Components ................................................................................. 518
Selim Sermet Akbay and Abhijit Chatterjee

Circuit-level Mismatch Modelling and Yield Optimization for CMOS Analog Circuits .................. 526
Mingjing Chen and Alex Orailoglu

Session 8.3 -- Synchronization and Interconnect

A Study on Self-Timed Asynchronous Subthreshold Logic .............................................................. 533
Niklas Lotze, Maurits Ortmanns, and Yiannis Manoli

SCAFFI: An intrachip FPGA asynchronous interface based on hard macros ................................... 541
Julian Pontes, Rafael Soares, Ewerson Carvalho, Fernando Moraes, and Ney Calazans
Passive Compensation For High Performance Inter-Chip Communication.................................................... 547  
Chunchen Liu, HaiKun Zhu, and Chung-Kuan Cheng

Transparent Mode Flip-Flops for Collapsible Pipelines .............................................................................. 553  
Eric Hill and Mikko Lipasti

~~~ Session 9 ~~~

Session 9.1 -- Design Techniques for Emerging Technologies

CMOS Logic Design with Independent-gate FinFETs .................................................................................... 560  
Anish Muttreja, Niket Agarwal, and Niraj Jha

Distributed Voting for Fault-Tolerant Nanoscale Systems............................................................................ 568  
Ali Namazi and Mehrdad Nourani

Hybrid Resistor/FET-Logic Demultiplexer Architecture Design for Hybrid CMOS/Nanodevice Circuits ... 574  
Shu Li and Tong Zhang

Rajarajan Senguttuvan, Shreyas Sen, and Abhijit Chatterjee

Session 9.2 -- System Level and Architectural Synthesis

Register Binding Guided by the Size of Variables......................................................................................... 587  
Noureddine Chabini and Wayne Wolf

Power Variations of Multi-Port Routers in an Application-Specific NoC Design: A Case Study ................. 595  
Balasubramanian Sethuraman and Ranga Vemuri

System Level Power Estimation Methodology with H.264 Decoder Prediction IP Case Study....................... 601  
Young-Hwan Park, Sudeep Pasricha, Fadi J. Kurdahi, and Nikil Dutt

A Novel Profile-Driven Technique for Simultaneous Power and Code-size Optimization in Microcoded IPs 609  
Bita Gorjiara and Daniel Gajski

Session 9.3 -- Process-aware Design: Power, Thermal and Reliability

Power Reduction of Chip Multi-processors using Shared Resource Control Cooperating with DVFS .......... 615  
Ryo Watanabe, Masaaki Kondo, Hiroshi Nakamura, and Takashi Nanya

Effective Dynamic Thermal Management for MPEG-4 Decoding.............................................................. 623  
Inchoon Yeo, Heung Ki Lee, Eun Jung Kim, and Ki Hwan Yum

Priority-Monotonic Energy Management for Real-Time Systems with Reliability Requirements ............ 629  
Dakai Zhu, Xuan Qi, and Hakan Aydin

Maximizing the Throughput-Area Efficiency of Fully-Parallel Low-Density Parity-Check Decoding with C-Slow Retiming and Asynchronous Deep Pipelining ....................................................... 636  
Ming Su, Lili Zhou, and C.J. Shi

Author Index ............................................................................................................................................ 644
Welcome Letter

Welcome to ICCD 2007!

On behalf of the Program Committee, we would like to welcome you to the 25th IEEE International Conference on Computer Design 2007! For its quarter centennial anniversary, the conference is being held in Lake Tahoe, California.

The International Conference on Computer Design encompasses a wide range of technical topics in the research, architecture, design, implementation, verification, and test of computer systems. Throughout its history, ICCD has retained its unique characteristics as the most diverse multidisciplinary venue for academic and industry practitioners to discuss practical and theoretical work in the field of computer design.

The conference technical program consists of technical papers submitted to the Program Committee for evaluation and selection through a rigorous peer-review process, plus a number of Special Sessions and Invited Papers. The technical papers are submitted to one of five conference tracks: Computer Systems Design and Applications; Processor Architecture; Logic and Circuit Design; Tools and Methodology; and Verification and Test. The track committees are composed of technical experts in the discipline, who review and select the best submissions. On average, each paper receives four individual reviews. After the individual reviews are completed, each paper is discussed collectively by the track committee, to ensure equity and consistency in the selection process. The Program Chairs review the selections from the track committees and finalize the program.

ICCD is truly an international conference, with participation from researchers and developers from academic institutions, research laboratories, and industry design and development groups throughout the world. This year, the Program Committee received paper submissions from 25 different countries. Of the 259 papers submitted, the track committees accepted 88 papers (33%) for inclusion in the conference proceedings and for presentation at the conference. In addition, the conference program includes special sessions on “Software Defined Radio (SDR) Technology”, “Three-Dimensional Integrated Circuits”, and on “Programmable Processors in Wireless Communication Systems.”

The conference program features three keynote presentations from luminaries in our field: Paul Dent from Ericsson, Yale N. Patt from the University of Texas at Austin, and Thomas H. Lee from Stanford University.

On behalf of the Organizing Committee, we would like to thank the track committee members, and especially the track committee chairs, for their dedication and diligence in selecting an exceptional set of technical presentations. The investment of their time and insights is very much appreciated. Of course, ICCD would not happen without the excellent papers from the authors. Thanks to all of them as well!

On a personal note, we would like to thank our colleagues on the organizing committee for their efforts, their support, and their camaraderie. The efforts of Robert Brayton, Vice Chair; Kee Sup Kim, Finance Chair; Sule Ozev, Publications Chair; Greg Byrd, Special Sessions Chair and Darshana Merchant, Creative Artwork and Web Design, are all very much appreciated. The insights
and assistance from last year’s conference chair, Pranav Ashar, were also instrumental in helping us with this year’s conference logistics.

We are indebted to the support and guidance from the IEEE Circuit and Systems Society and the IEEE Computer Society as well as the IEEE Publications and Conference Management staffs.

The outstanding conference program at ICCD 2007 is a result of many individuals who contributed their time and expertise leading up to the event. The culmination of their efforts is the technical interchange, informal discussion, and personal communication that can only occur at the conference itself. In that regard, we hope you have a rewarding and enjoyable time at the conference. Welcome to ICCD 2007!

Peter-Michael Seidel, Technical Program Co-Chair
Carl Pixley, Technical Program Co-Chair

Kevin Rudd
General Chair
Organizing Committee

General Chair
Kevin Rudd, Intel Corporation

Vice Chair
Robert Brayton, University of California, Berkeley

Technical Program Chairs
Peter-Michael Seidel, Advanced Micro Devices
Carl Pixley, Synopsys

Past Chair
Pranav Ashar, Real Intent, Inc

Finance Chair
Kee Sup Kim, Intel Corporation

Publication Chair
Sule Ozev, Duke University

Special Sessions Chair
Greg Byrd, North Carolina State University
Program Committees

**Computer Systems Design and Applications Track**

**Chairs:**  
Valentina Salapura, IBM TJ Watson  
Alex Veidenbaum, University of California at Irvine

**Committee:**  
Faye Briggs, Intel, USA  
Phil Emma, IBM TJ Watson, USA  
Michael Gschwind, IBM TJ Watson, USA  
Kathryn O’Brien, IBM TJ Watson, USA  
Milind Girkar, Intel, USA  
Elana Granston, TI, USA  
Jim Holt, Freescale, USA  
Lawrence Spracklen, Sun, USA  
Greg Byrd, North Carolina State University, USA  
Kiyoungh Choi, Seoul National University, Korea  
Adrian Cristal, Barcelona Supercomputing Center, Spain  
Petru Eles, Linkoping University, Sweden  
Matthew Farrens, University of California at Davis, USA  
Manuel Jimenez, University of Puerto Rico at Mayaguez, USA  
David Kaeli, Northeastern University, USA  
Fadi Kurdahi, University of California at Irvine, USA  
Walid Najjar, University of California at Riverside, USA  
Dan Sorin, Duke University, USA  
Wayne Wolf, Princeton University, USA  
Derek Chiou, UT Austin, USA  
David Kaeli, Northeastern University, USA

**Processor Architecture Track**

**Chairs:**  
Stamatis Vassiliadis, Delft University of Technology  
Georgi Gaydadjiev, Delft University of Technology  
Brian Flachs, IBM, Austin Research Lab  
Utpal Banerjee, Intel Corporation

**Committee:**  
Jim Bondi, Texas Instruments, USA  
J. Adam Butts, IBM, USA  
Ramon Canal, Universitat Politècnica de Catalunya, UPC, Barcelona, Spain  
Allen Cheng, University of Pittsburgh, USA  
Tony Jarvis, Advanced Micro Devices, AMD, USA  
Russ Joseph, Northwestern University, USA  
Stefanos Kaxiras, University of Patras, Greece  
Hsien-Hsin Lee, Georgia Institute of Technology, USA  
Gabe Loh, Georgia Institute of Technology, USA  
Dionisios Pnevmatikatos, FORTH, Greece  
Miodrag Potkonjak, UCLA, USA  
Dmitry Ponomarev, SUNY-Binghamton, USA  
Jose Renau, University of California, Santa Cruz, USA  
Balaram Sinharoy, IBM, USA
Logic and Circuit Track

**Chairs:**
Lars Svensson, Chalmers University of Technology, Sweden
Kanak Agarwal, IBM

**Committee:**
Kevin Cao, Arizona State University
Nestoras Tzartzanis, Fujitsu, USA
William Li, Intel, USA
Masanori Hashimoto, Osaka University, Japan
Bart Zeydel, University of Sydney, Australia
Henrik Eriksson, SP Technical Research Institute, Sweden
Dave Frank, IBM, USA
Ben Calhoun, University of Virginia, USA
Jo Ebergen, Sun Microsystems, USA
Andreas Steingruber, Technical University of Vienna, Austria
Bevan Baas, UC Davis, USA
Amy Novak, AMD, USA
Viktor Öwall, Lund University, Sweden
Himanshu Kaul, Intel, USA
John Dilissen, NXP, The Netherlands
Ju-Ho Sohn, LG Electronics, Korea
Kangmin Lee, Samsung, Korea
Guy Even, Tel Aviv University, Israel
Marc Daumas, CNRS-LIRMM and LP2A, France

Tools and Methodology Track

**Chairs:**
Ryan Kastner, University of California at Santa Barbara
Sunil Khatri, Texas A&M, USA

**Committee:**
Puneet Gupta, Blaze DFM, USA
Azadeh Davoodi, Univ. of Wisconsin, USA
Zhuo Li, IBM, USA
Patrick Groeneveld, Magma, USA
Subarna Sinha, Synopsys, USA
Chris Dwyer, Duke University, USA
Shih-Chieh Chang, National Tsing Hua University, Taiwan
Eby Friedman, Rochester, USA
Rajesh Gupta, UCSD, USA
Taewhan Kim, Seoul National, Korea
Prabhakar Kudva, IBM, USA
Sung Kyu Lim, Georgia Tech, USA
Steven Nowick, Columbia University, USA
Anand Ragunathan, NEC Labs, USA
Ankur Srivastava, Maryland, USA
Dirk Stroobandt, Univ. of Ghent, Belgium
Verification and Test Track

Chairs:

Per Bjesse, Synopsys
Alex Orailoglu, University of California at San Diego

Committee:

Jim Grundy, Intel, USA
Dominik Stoffel, TU Kaiserslauten, Germany
Christian Jacobi, IBM, Germany
Michael Hsiao, Virginia Tech, USA
Vivek Chickermane, Cadence, USA
Luigi Carro, Universidade Federal Rio Grande do Sul, Brazil
Zainalabedin Navabi, Northeastern University
Ismet Bayraktaroglu, Sun Microsystems, USA
Fidel Muradali, National Semiconductor, USA
Patrick GIRARD, LIRMM, France
Linda Milor, Georgia Tech, USA
Maria K Michael, University of Cyprus, Cyprus
Sybille Hellebrand, U Paderborn, Germany
Subhasish Mitra, Stanford University, USA
Ian Harris, UC Irvine, USA
Sule Ozev, Duke University, USA
Additional Reviewers

Afshin Abdollahi, UC Riverside, USA
Amit Agarwal, Intel Corporation, USA
Yongjin Ahn
Hassan Al-Sukhni
Rafael Arce-Nazario
Eric Armengaud, Vienna University of Technology, Austria
Steven, Bartling, Texas Instruments, USA
Susmit Biswas, UCSB, USA
Matthias Blumrich
Jim, Bondi, Texas Instruments, USA
Alberto BOSIO LIRMM / University of Montpellier, France
J. Adm Butts, IBM, USA
Ramon, Canal, Universitat Politècnica de Catalunya, Spain
Alain, Château, Texas Instruments, France
MingJing Chen, University of California, San Diego, USA
Stanley Cheng
Allen, Cheng, University of Pittsburgh, USA
Wayne Cheng, UC Davis, USA
Chen-Yong Cher
Eli Chiprout, Intel, USA
Youngchul Cho
Alex Chow, Sun Microsystems, USA
John Cortes
Bruce D'Amora
Martin Delvai, Vienna University of Technology, Austria
Robert Dick, Northwestern Univ, USA
Rodrigo Dominguez
Chen Dong, UIUC, USA
Hritam, Dutta, University of Erlangen-Nuremberg, Germany
Nur Engin, NXP Semiconductors, The Netherlands
Scott Fairbanks, Sun Microsystems, USA
Yiping Fan, AutoESL, US
Gottfried Fuchs, Vienna University of Technology, Austria
Matthias Fuegger, Vienna University of Technology, Austria
Ruben, Gonzalez, UPC, Spain
Zhi Guo
Guoqing Chen, University of Rochester, USA
Karthik Gururaj, UCLA, US
Keesung Han
Guoling Han, UCLA, US
Thomas Handl, Vienna University of Technology, Austria
Frank, Hannig, University of Erlangen-Nuremberg, Germany
Steven Hsu, Intel Corporation, USA
Shiyan Hu, Texas A&M University, U.S.
Xuejue Huang, Intel, USA
Hillery Hunter
Ilya Issenin
Toney Jacobson, UC Davis, USA
Renatas Jakushokas, University of Rochester, USA
Tony, Jarvis, Advanced Micro Devices (AMD), USA
Wei Jiang, UCLA, US
Weirong Jiang, University of Southern California, USA
Russ, Joseph, Northwestern University, USA
Paul Dent graduated in Electronics from Southampton University in England in 1964. He has worked 43 years in the field of radio design, and was awarded a Doctorate by his Alma Mater in 2001 in recognition of the record number of patents held in the field. Paul Dent has pioneered computer simulation of communications systems from the days of vacuum tube computers to the present, and computers and computing has held his interest second only to radio communications. He takes much joy therefore from the fact that these two disciplines are now tightly intertwined in current products. Since 1987 Paul Dent has been carrying out cellphone development and research for Ericsson, initially in Sweden, and in the USA since 1991.
Yale Patt is a teacher at The University of Texas at Austin, where he also does research in microarchitecture and has consulted for microprocessor manufacturers for more than 30 years. He also holds the Ernest Cockrell, Jr. Centennial Chair in Engineering at Texas. He (with his PhD students) has been responsible for a number of innovations which are now taken for granted in most high-end microprocessors. HPS (at Micro-18 in 1985) was the first comprehensive microengine to introduce wide-issue, aggressive branch prediction, speculative out-of-order execution and in-order retirement to preserve precise exceptions. His two-level branch predictor, introduced at Micro-24 in 1991, has been adapted to just about every high end chip since Intel's Pentium Pro in 1995. Much as he enjoys research and consulting, Professor Patt's first love is teaching. He teaches the required freshman intro to computing to 400 students every other Fall, and the advanced graduate course in microarchitecture to PhD students every other Spring. Always the focus of his teaching is on understanding the fundamentals. He has earned the appropriate degrees from reputable universities and has received more than enough awards for his research and teaching. More detail is available at http://www.ece.utexas.edu/~patt.
Thomas H. Lee received the S.B., S.M. and Sc.D. degrees in electrical engineering, all from the Massachusetts Institute of Technology in 1983, 1985, and 1990, respectively. He joined Analog Devices in 1990 where he was primarily engaged in the design of high-speed clock recovery devices. In 1992, he joined Rambus Inc. in Mountain View, CA where he developed high-speed analog circuitry for 500 megabyte/s CMOS DRAMs. He has also contributed to the development of PLLs in the StrongARM, Alpha and AMD K6/K7/K8 microprocessors. Since 1994, he has been a Professor of Electrical Engineering at Stanford University where his research focus has been on gigahertz-speed wireline and wireless integrated circuits built in conventional silicon technologies, particularly CMOS. He is an IEEE Distinguished Lecturer of both the Solid-State Circuits and Microwave Societies. He holds 35 U.S. patents and authored The Design of CMOS Radio-Frequency Integrated Circuits (now in its second edition), and Planar Microwave Engineering, both with Cambridge University Press. He is a co-author of four additional books on RF circuit design, and also cofounded Matrix Semiconductor.